

Reg. No: _____

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

B.Tech II Year I Semester Supplementary Examinations December-2021**DIGITAL LOGIC DESIGN**

(Common to CSE & CSIT)

Time: 3 hours

Max. Marks: 60

(Answer all Five Units $5 \times 12 = 60$ Marks)**UNIT-I**

- 1 a Convert the following numbers
 i)(41.6875)₁₀ to Hexadecimal number ii)(11001101.0101)₂ to base-8 and base-4
 iii)(4567)₁₀ to base2
 b Subtract (111001)₂ from (101011) using 1's complement? L5 6M
OR

- 2 a Convert the following numbers i) $(AB)_{16} = ()_2$ ii) $(1234)_8 = ()_{16}$ iii) $(101110.01)_2 = ()_8$
 b Perform the following Using BCD arithmetic $(7129)_{10} + (7711)_{10}$ L5 6M

UNIT-II

- 3 a Simplify the following Boolean expression using K-MAP and implement using NAND gates $F(W,X,Y,Z) = XYZ + WXY + WYZ + WXZ$.
 b Simplify the Boolean expression using K-MAP $F(A,B,C,D) = \sum m(1,2,3,8,9,10,11,14) + d(7,15)$. L5 6M
OR

- 4 a Simplify the Boolean expression using K-map.
 $F(A,B,C,D,E) = \sum m(0,1,4,5,16,17,21,25,29)$
 b Obtain the minimal product of sums and design using NAND gates $F(A,B,C,D) = \sum m(0,2,3,6,7) + d(8,10,11,15)$ L5 6M

UNIT-III

- 5 a Explain about parallel Adder.
 b Explain Design Procedure of combinational circuits. L2 6M
OR
 6 a Design the combinational circuit binary to gray code.
 b Explain about Binary Half Adder. L2 6M

UNIT-IV

- 7 a Explain the Logic diagram of SR flip-flop.
 b Design and draw the 3 bit up-down synchronous counter. L2 6M
OR

- 8 a Draw and explain the operation of D Flip-Flop.
 b Explain about Shift Registers. L2 6M

UNIT-V

- 9 a Encode the 11-bit code 10111011101 into 15 bit information code.
 b Explain the memory decoding error detection and correction. L3 6M
OR

- 10 a Explain about the construction of 4 X 4 RAM.
 b Explain different types of ROM. L2 6M

*** END ***